

The Avnet logo is a stylized, abstract shape composed of several horizontal, slightly curved lines of varying lengths, creating a sense of motion or a wing-like structure. It is rendered in a light gray color and serves as a background watermark for the title text.

Avnet Zynq Mini-Module Plus Development Kit Errata

Table of Contents

1	Introduction	3
2	Identifying Affected Kits	3
3	Errata	3
3.1	Dual-Parallel QSPI Boot Mode Does Not Work Properly.....	3
4	New Erratum	3
5	Additional Support	3
6	Revision History	3

1 Introduction

Thank you for your interest in the Avnet Zynq Mini-Module Plus Development Kit. Although Avnet has made every effort to ensure the highest possible quality, these kits and associated software are subject to the limitations described in this errata notification.

Be aware that any of the optional workarounds requiring physical modifications to the board are done at the User's own risk, and Avnet is not liable for poorly performed rework.

2 Identifying Affected Kits

The kits affected by these errata can be identified by the Revision of the Zynq Mini-Module Plus Development board in the kit. The revision of the Zynq Mini-Module Plus board can be found on the top side of the board in the upper-left corner. There may be a serial number sticker covering the text so it may be necessary to peel back the serial number sticker. Affected kits are Zynq Mini-Module Plus Revision B boards, identified as "**MMP-7Z045-PCB-B**."

3 Errata

3.1 Dual-Parallel QSPI Boot Mode Does Not Work Properly

Applications Affected

Any application that requires both QSPI devices to be used to boot the Zynq device (PS and PL) using QSPI Dual-Parallel mode.

Description

It has been discovered that the QSPI Dual-Parallel boot mode does not work. While single QSPI mode works without issue (a single QSPI device is sufficient to hold the PS and PL configuration data for the 7Z045 device), there is a PCB issue that is causing the second QSPI device (U6) to not operate properly.

Workaround

There is no viable work around to repair this issue. PCB Revision C boards will correct this issue.

4 New Erratum

Any new erratum found will be posted to the DRC website:

<http://www.em.avnet.com/en-us/design/drc/Pages/Xilinx-Zynq-7000-SoC-Mini-Module-Plus-Development-Kit.aspx>

5 Additional Support

For additional support, please review the discussions and post your questions to the S6LX75T Forum at

<http://community.em.avnet.com/t5/Other-Avnet-Boards/bd-p/OtherBds>

You can also contact your local Avnet/Silica FAE.

6 Revision History

Date	Version	Revision
1/13/14	1.0	Initial Version, Zynq Mini-Module Plus Revision B